0hmX/am3352
This code suite comprises TypeScript scripts that analyze, verify, and assemble complex DDR memory interface hardware, focusing on physical routing, via and pad placement, electrical clearance, and physical constraints, often involving precise geometric calculations and consistent provenance tracking.
- Version
- 1.0.5
- License
- unset
- Stars
- 0
src/generated/ddr_left.metrics.json
PCB
Schematic
{
"profile": "ddr_left",
"routeAngles": {
"saved": {
"valid": true,
"segmentCount": 1149,
"bendCount": 691,
"maximumTurnDegrees": 45.00000000000068,
"violations": []
},
"fixed": {
"valid": true,
"segmentCount": 314,
"bendCount": 140,
"maximumTurnDegrees": 45.00000000000023,
"violations": []
}
},
"bounds": {
"minX": -9.31,
"maxX": 8.47,
"minY": -8.38,
"maxY": 9.36
},
"widthMm": 17.78,
"heightMm": 17.740000000000002,
"paddingMm": {
"left": 1.8100000000000005,
"right": 0.9700000000000006,
"top": 1.8599999999999994,
"bottom": 0.8800000000000008
},
"tightEnclosureVerified": true,
"enclosureMarginMm": 0.1016,
"enclosureGridMm": 0.01,
"savedPathCount": 313,
"fixedTraceCount": 173,
"ddrRelatedSignalCount": 52,
"allCopperDrc": {
"valid": true,
"checkedTraceCount": 486,
"checkedSegmentCount": 1463,
"checkedViaCount": 256,
"issues": []
},
"ddrCopperDrc": {
"valid": true,
"checkedTraceCount": 486,
"checkedSegmentCount": 1463,
"checkedViaCount": 256,
"issues": [],
"scope": "DDR against all saved and fixed copper",
"clearanceMm": 0.1016,
"ddrTraceCount": 52
},
"sourceOrientationPreserved": true,
"requestedDdrExitSide": "left",
"requirements": {
"source": "https://www.ti.com/lit/ds/sprs717l/sprs717l.pdf",
"minimumTraceWidthMm": 0.1016,
"referenceEscapeViaPadMm": [
0.4572,
0.508
],
"referenceEscapeViaHoleMm": 0.254,
"singleEndedImpedanceOhms": [
50,
75
],
"impedanceToleranceOhms": 5,
"differentialImpedanceMultiplier": 2,
"dqWithinByteSkewMm": 0.635,
"dqsToDqSkewMm": 0.635,
"dqsPairSkewMm": 0.127,
"ckStubPairSkewMm": 0.127,
"clockAddressA1A2MaxMm": 63.5,
"clockAddressA1A2SkewMm": 0.635,
"nominalSameClassSpacingWidths": 3,
"nominalOtherClassSpacingWidths": 4,
"reducedSpacingMaximumLengthMm": 31.75,
"requiredReferenceNets": [
"GND",
"VCC_DDR_1V5"
],
"requiredReferencePlaneCuts": 0,
"interveningLayersToReference": 0,
"interfaceWidthBits": 16,
"supportedDeviceArrangements": [
"one x16",
"two x8"
],
"targetMemoryPart": "MT41K512M8DA-107 IT:P",
"targetMemoryCount": 2,
"maximumControllerClockMHz": 400,
"selectedClockMHz": null
},
"scope": "AM3352 cached fanout only",
"compliant": false,
"localGeometryChecksPass": true,
"failures": [],
"unverified": [
"Complete processor-to-two-x8-memory connectivity, placement and selected clock",
"Full CK/ADDR_CTRL segment timing and each DQ/DQS byte lane timing including memory escapes",
"Rendered continuous reference copper, DDR keepout and reference transition return paths",
"Fabricator stackup, dielectric thickness and material, controlled impedance and differential coupling",
"DDR spacing including reduced-spacing length budget and physical barrel copper clearance",
"Via vertical flight time and stubs; reported lengths are planar only",
"Host DDR termination, VREF/VTT, ZQ, memory decoupling and controller configuration"
],
"pairs": [
{
"signals": [
"DDR_CK",
"DDR_CKn"
],
"localPlanarSkewMm": 0.099999,
"allocationMm": 0.127
},
{
"signals": [
"DDR_DQS0",
"DDR_DQSn0"
],
"localPlanarSkewMm": 0.099999,
"allocationMm": 0.127
},
{
"signals": [
"DDR_DQS1",
"DDR_DQSn1"
],
"localPlanarSkewMm": 0.099999,
"allocationMm": 0.127
}
],
"byteLanes": [
{
"byte": 0,
"localPlanarSpreadMm": 3.534768,
"signals": [
{
"signal": "DDR_DQM0",
"localPlanarLengthMm": 3.646643,
"localEqualizationContributionMm": 2.398125
},
{
"signal": "DDR_D0",
"localPlanarLengthMm": 4.446643,
"localEqualizationContributionMm": 1.598125
},
{
"signal": "DDR_D1",
"localPlanarLengthMm": 6.044768,
"localEqualizationContributionMm": 0
},
{
"signal": "DDR_D2",
"localPlanarLengthMm": 2.51,
"localEqualizationContributionMm": 3.534768
},
{
"signal": "DDR_D3",
"localPlanarLengthMm": 3.646643,
"localEqualizationContributionMm": 2.398125
},
{
"signal": "DDR_D4",
"localPlanarLengthMm": 4.446643,
"localEqualizationContributionMm": 1.598125
},
{
"signal": "DDR_D5",
"localPlanarLengthMm": 5.246643,
"localEqualizationContributionMm": 0.798125
},
{
"signal": "DDR_DQS0",
"localPlanarLengthMm": 3.944769,
"localEqualizationContributionMm": 2.099999
},
{
"signal": "DDR_DQSn0",
"localPlanarLengthMm": 4.044768,
"localEqualizationContributionMm": 2
},
{
"signal": "DDR_D6",
"localPlanarLengthMm": 4.446643,
"localEqualizationContributionMm": 1.598125
},
{
"signal": "DDR_D7",
"localPlanarLengthMm": 6.044768,
"localEqualizationContributionMm": 0
}
],
"fullRouteMatchingVerified": false
},
{
"byte": 1,
"localPlanarSpreadMm": 4.334768,
"signals": [
{
"signal": "DDR_D8",
"localPlanarLengthMm": 2.51,
"localEqualizationContributionMm": 4.334768
},
{
"signal": "DDR_DQM1",
"localPlanarLengthMm": 3.646643,
"localEqualizationContributionMm": 3.198125
},
{
"signal": "DDR_D9",
"localPlanarLengthMm": 2.51,
"localEqualizationContributionMm": 4.334768
},
{
"signal": "DDR_D10",
"localPlanarLengthMm": 3.646643,
"localEqualizationContributionMm": 3.198125
},
{
"signal": "DDR_D11",
"localPlanarLengthMm": 4.446643,
"localEqualizationContributionMm": 2.398125
},
{
"signal": "DDR_D12",
"localPlanarLengthMm": 6.044768,
"localEqualizationContributionMm": 0.8
},
{
"signal": "DDR_DQS1",
"localPlanarLengthMm": 3.944769,
"localEqualizationContributionMm": 2.899999
},
{
"signal": "DDR_DQSn1",
"localPlanarLengthMm": 4.044768,
"localEqualizationContributionMm": 2.8
},
{
"signal": "DDR_D13",
"localPlanarLengthMm": 5.244768,
"localEqualizationContributionMm": 1.6
},
{
"signal": "DDR_D14",
"localPlanarLengthMm": 6.844768,
"localEqualizationContributionMm": 0
},
{
"signal": "DDR_D15",
"localPlanarLengthMm": 2.51,
"localEqualizationContributionMm": 4.334768
}
],
"fullRouteMatchingVerified": false
}
],
"signals": [
{
"signal": "DDR_A5",
"ball": "B1",
"netClass": "ADDR_CTRL",
"planarLengthMm": 2.51,
"lengthByLayerMm": {
"top": 2.51
},
"layers": [
"top"
],
"vias": []
},
{
"signal": "DDR_WEn",
"ball": "B2",
"netClass": "ADDR_CTRL",
"planarLengthMm": 3.646643,
"lengthByLayerMm": {
"top": 0.565685,
"inner2": 3.080958
},
"layers": [
"top",
"inner2"
],
"vias": [
{
"x": -6.4,
"y": 5.6,
"entryLayer": "top",
"exitLayer": "inner2",
"physicalSpan": [
"top",
"bottom"
],
"padDiameterMm": 0.4572,
"holeDiameterMm": 0.254
}
]
},
{
"signal": "DDR_BA2",
"ball": "B3",
"netClass": "ADDR_CTRL",
"planarLengthMm": 4.446643,
"lengthByLayerMm": {
"top": 0.565685,
"inner4": 3.880958
},
"layers": [
"top",
"inner4"
],
"vias": [
{
"x": -5.6,
"y": 6.4,
"entryLayer": "top",
"exitLayer": "inner4",
"physicalSpan": [
"top",
"bottom"
],
"padDiameterMm": 0.4572,
"holeDiameterMm": 0.254
}
]
},
{
"signal": "DDR_A9",
"ball": "C1",
"netClass": "ADDR_CTRL",
"planarLengthMm": 2.51,
"lengthByLayerMm": {
"top": 2.51
},
"layers": [
"top"
],
"vias": []
},
{
"signal": "DDR_A4",
"ball": "C2",
"netClass": "ADDR_CTRL",
"planarLengthMm": 3.646643,
"lengthByLayerMm": {
"top": 0.565685,
"inner6": 3.080958
},
"layers": [
"top",
"inner6"
],
"vias": [
{
"x": -6.4,
"y": 4.800000000000001,
"entryLayer": "top",
"exitLayer": "inner6",
"physicalSpan": [
"top",
"bottom"
],
"padDiameterMm": 0.4572,
"holeDiameterMm": 0.254
}
]
},
{
"signal": "DDR_A3",
"ball": "C3",
"netClass": "ADDR_CTRL",
"planarLengthMm": 4.446643,
"lengthByLayerMm": {
"top": 0.565685,
"inner2": 3.880958
},
"layers": [
"top",
"inner2"
],
"vias": [
{
"x": -5.6,
"y": 4.800000000000001,
"entryLayer": "top",
"exitLayer": "inner2",
"physicalSpan": [
"top",
"bottom"
],
"padDiameterMm": 0.4572,
"holeDiameterMm": 0.254
}
]
},
{
"signal": "DDR_BA0",
"ball": "C4",
"netClass": "ADDR_CTRL",
"planarLengthMm": 6.044768,
"lengthByLayerMm": {
"top": 0.565685,
"inner2": 5.479083
},
"layers": [
"top",
"inner2"
],
"vias": [
{
"x": -4.800000000000001,
"y": 5.6,
"entryLayer": "top",
"exitLayer": "inner2",
"physicalSpan": [
"top",
"bottom"
],
"padDiameterMm": 0.4572,
"holeDiameterMm": 0.254
}
]
},
{
"signal": "DDR_CKn",
"ball": "D1",
"netClass": "CK",
"planarLengthMm": 3.944769,
"lengthByLayerMm": {
"top": 0.565685,
"inner6": 3.379084
},
"layers": [
"top",
"inner6"
],
"vias": [
{
"x": -7.199999999999999,
"y": 4,
"entryLayer": "top",
"exitLayer": "inner6",
"physicalSpan": [
"top",
"bottom"
],
"padDiameterMm": 0.4572,
"holeDiameterMm": 0.254
}
]
},
{
"signal": "DDR_CK",
"ball": "D2",
"netClass": "CK",
"planarLengthMm": 4.044768,
"lengthByLayerMm": {
"top": 0.565685,
"inner6": 3.479083
},
"layers": [
"top",
"inner6"
],
"vias": [
{
"x": -6.4,
"y": 4,
"entryLayer": "top",
"exitLayer": "inner6",
"physicalSpan": [
"top",
"bottom"
],
"padDiameterMm": 0.4572,
"holeDiameterMm": 0.254
}
]
},
{
"signal": "DDR_A15",
"ball": "D3",
"netClass": "ADDR_CTRL",
"planarLengthMm": 4.446643,
"lengthByLayerMm": {
"top": 0.565685,
"inner6": 3.880958
},
"layers": [
"top",
"inner6"
],
"vias": [
{
"x": -5.6,
"y": 4,
"entryLayer": "top",
"exitLayer": "inner6",
"physicalSpan": [
"top",
"bottom"
],
"padDiameterMm": 0.4572,
"holeDiameterMm": 0.254
}
]
},
{
"signal": "DDR_A8",
"ball": "D4",
"netClass": "ADDR_CTRL",
"planarLengthMm": 9.633052,
"lengthByLayerMm": {
"top": 0.565685,
"inner6": 9.067367
},
"layers": [
"top",
"inner6"
],
"vias": [
{
"x": -4.8,
"y": 4.8,
"entryLayer": "top",
"exitLayer": "inner6",
"physicalSpan": [
"top",
"bottom"
],
"padDiameterMm": 0.4572,
"holeDiameterMm": 0.254
}
]
},
{
"signal": "DDR_A6",
"ball": "D5",
"netClass": "ADDR_CTRL",
"planarLengthMm": 10.607056,
"lengthByLayerMm": {
"top": 0.565685,
"inner6": 10.041371
},
"layers": [
"top",
"inner6"
],
"vias": [
{
"x": -4,
"y": 4.800000000000001,
"entryLayer": "top",
"exitLayer": "inner6",
"physicalSpan": [
"top",
"bottom"
],
"padDiameterMm": 0.4572,
"holeDiameterMm": 0.254
}
]
},
{
"signal": "DDR_BA1",
"ball": "E1",
"netClass": "ADDR_CTRL",
"planarLengthMm": 2.51,
"lengthByLayerMm": {
"top": 2.51
},
"layers": [
"top"
],
"vias": []
},
{
"signal": "DDR_A7",
"ball": "E2",
"netClass": "ADDR_CTRL",
"planarLengthMm": 3.646643,
"lengthByLayerMm": {
"top": 0.565685,
"inner4": 3.080958
},
"layers": [
"top",
"inner4"
],
"vias": [
{
"x": -6.4,
"y": 3.2,
"entryLayer": "top",
"exitLayer": "inner4",
"physicalSpan": [
"top",
"bottom"
],
"padDiameterMm": 0.4572,
"holeDiameterMm": 0.254
}
]
},
{
"signal": "DDR_A12",
"ball": "E3",
"netClass": "ADDR_CTRL",
"planarLengthMm": 5.244768,
"lengthByLayerMm": {
"top": 0.565685,
"inner4": 4.679083
},
"layers": [
"top",
"inner4"
],
"vias": [
{
"x": -5.6,
"y": 3.2,
"entryLayer": "top",
"exitLayer": "inner4",
"physicalSpan": [
"top",
"bottom"
],
"padDiameterMm": 0.4572,
"holeDiameterMm": 0.254
}
]
},
{
"signal": "DDR_A2",
"ball": "E4",
"netClass": "ADDR_CTRL",
"planarLengthMm": 6.844768,
"lengthByLayerMm": {
"top": 0.565685,
"inner4": 6.279083
},
"layers": [
"top",
"inner4"
],
"vias": [
{
"x": -4.800000000000001,
"y": 3.2,
"entryLayer": "top",
"exitLayer": "inner4",
"physicalSpan": [
"top",
"bottom"
],
"padDiameterMm": 0.4572,
"holeDiameterMm": 0.254
}
]
},
{
"signal": "DDR_CASn",
"ball": "F1",
"netClass": "ADDR_CTRL",
"planarLengthMm": 2.51,
"lengthByLayerMm": {
"top": 2.51
},
"layers": [
"top"
],
"vias": []
},
{
"signal": "DDR_A11",
"ball": "F2",
"netClass": "ADDR_CTRL",
"planarLengthMm": 3.646643,
"lengthByLayerMm": {
"top": 0.565685,
"inner2": 3.080958
},
"layers": [
"top",
"inner2"
],
"vias": [
{
"x": -6.4,
"y": 2.4,
"entryLayer": "top",
"exitLayer": "inner2",
"physicalSpan": [
"top",
"bottom"
],
"padDiameterMm": 0.4572,
"holeDiameterMm": 0.254
}
]
},
{
"signal": "DDR_A0",
"ball": "F3",
"netClass": "ADDR_CTRL",
"planarLengthMm": 5.244768,
"lengthByLayerMm": {
"top": 0.565685,
"inner2": 4.679083
},
"layers": [
"top",
"inner2"
],
"vias": [
{
"x": -5.6,
"y": 2.4,
"entryLayer": "top",
"exitLayer": "inner2",
"physicalSpan": [
"top",
"bottom"
],
"padDiameterMm": 0.4572,
"holeDiameterMm": 0.254
}
]
},
{
"signal": "DDR_A10",
"ball": "F4",
"netClass": "ADDR_CTRL",
"planarLengthMm": 5.246643,
"lengthByLayerMm": {
"top": 0.565685,
"inner2": 4.680958
},
"layers": [
"top",
"inner2"
],
"vias": [
{
"x": -4.800000000000001,
"y": 2.4,
"entryLayer": "top",
"exitLayer": "inner2",
"physicalSpan": [
"top",
"bottom"
],
"padDiameterMm": 0.4572,
"holeDiameterMm": 0.254
}
]
},
{
"signal": "DDR_ODT",
"ball": "G1",
"netClass": "ADDR_CTRL",
"planarLengthMm": 2.51,
"lengthByLayerMm": {
"top": 2.51
},
"layers": [
"top"
],
"vias": []
},
{
"signal": "DDR_CKE",
"ball": "G3",
"netClass": "ADDR_CTRL",
"planarLengthMm": 5.244768,
"lengthByLayerMm": {
"top": 0.565685,
"inner6": 4.679083
},
"layers": [
"top",
"inner6"
],
"vias": [
{
"x": -5.6,
"y": 1.6,
"entryLayer": "top",
"exitLayer": "inner6",
"physicalSpan": [
"top",
"bottom"
],
"padDiameterMm": 0.4572,
"holeDiameterMm": 0.254
}
]
},
{
"signal": "DDR_RASn",
"ball": "G4",
"netClass": "ADDR_CTRL",
"planarLengthMm": 5.246643,
"lengthByLayerMm": {
"top": 0.565685,
"inner6": 4.680958
},
"layers": [
"top",
"inner6"
],
"vias": [
{
"x": -4.800000000000001,
"y": 1.6,
"entryLayer": "top",
"exitLayer": "inner6",
"physicalSpan": [
"top",
"bottom"
],
"padDiameterMm": 0.4572,
"holeDiameterMm": 0.254
}
]
},
{
"signal": "DDR_A1",
"ball": "H1",
"netClass": "ADDR_CTRL",
"planarLengthMm": 2.51,
"lengthByLayerMm": {
"top": 2.51
},
"layers": [
"top"
],
"vias": []
},
{
"signal": "DDR_CSn0",
"ball": "H2",
"netClass": "ADDR_CTRL",
"planarLengthMm": 3.646643,
"lengthByLayerMm": {
"top": 0.565685,
"inner4": 3.080958
},
"layers": [
"top",
"inner4"
],
"vias": [
{
"x": -6.4,
"y": 0.8,
"entryLayer": "top",
"exitLayer": "inner4",
"physicalSpan": [
"top",
"bottom"
],
"padDiameterMm": 0.4572,
"holeDiameterMm": 0.254
}
]
},
{
"signal": "DDR_A13",
"ball": "H3",
"netClass": "ADDR_CTRL",
"planarLengthMm": 5.244768,
"lengthByLayerMm": {
"top": 0.565685,
"inner4": 4.679083
},
"layers": [
"top",
"inner4"
],
"vias": [
{
"x": -5.6,
"y": 0.8,
"entryLayer": "top",
"exitLayer": "inner4",
"physicalSpan": [
"top",
"bottom"
],
"padDiameterMm": 0.4572,
"holeDiameterMm": 0.254
}
]
},
{
"signal": "DDR_A14",
"ball": "H4",
"netClass": "ADDR_CTRL",
"planarLengthMm": 6.844768,
"lengthByLayerMm": {
"top": 0.565685,
"inner4": 6.279083
},
"layers": [
"top",
"inner4"
],
"vias": [
{
"x": -4.800000000000001,
"y": 0.8,
"entryLayer": "top",
"exitLayer": "inner4",
"physicalSpan": [
"top",
"bottom"
],
"padDiameterMm": 0.4572,
"holeDiameterMm": 0.254
}
]
},
{
"signal": "DDR_D8",
"ball": "J1",
"netClass": "DQ1",
"planarLengthMm": 2.51,
"lengthByLayerMm": {
"top": 2.51
},
"layers": [
"top"
],
"vias": []
},
{
"signal": "DDR_DQM1",
"ball": "J2",
"netClass": "DQ1",
"planarLengthMm": 3.646643,
"lengthByLayerMm": {
"top": 0.565685,
"inner2": 3.080958
},
"layers": [
"top",
"inner2"
],
"vias": [
{
"x": -6.4,
"y": 1.1102230246251565e-16,
"entryLayer": "top",
"exitLayer": "inner2",
"physicalSpan": [
"top",
"bottom"
],
"padDiameterMm": 0.4572,
"holeDiameterMm": 0.254
}
]
},
{
"signal": "DDR_D9",
"ball": "K1",
"netClass": "DQ1",
"planarLengthMm": 2.51,
"lengthByLayerMm": {
"top": 2.51
},
"layers": [
"top"
],
"vias": []
},
{
"signal": "DDR_D10",
"ball": "K2",
"netClass": "DQ1",
"planarLengthMm": 3.646643,
"lengthByLayerMm": {
"top": 0.565685,
"inner6": 3.080958
},
"layers": [
"top",
"inner6"
],
"vias": [
{
"x": -6.4,
"y": -0.7999999999999999,
"entryLayer": "top",
"exitLayer": "inner6",
"physicalSpan": [
"top",
"bottom"
],
"padDiameterMm": 0.4572,
"holeDiameterMm": 0.254
}
]
},
{
"signal": "DDR_D11",
"ball": "K3",
"netClass": "DQ1",
"planarLengthMm": 4.446643,
"lengthByLayerMm": {
"top": 0.565685,
"inner6": 3.880958
},
"layers": [
"top",
"inner6"
],
"vias": [
{
"x": -5.6,
"y": -0.7999999999999999,
"entryLayer": "top",
"exitLayer": "inner6",
"physicalSpan": [
"top",
"bottom"
],
"padDiameterMm": 0.4572,
"holeDiameterMm": 0.254
}
]
},
{
"signal": "DDR_D12",
"ball": "K4",
"netClass": "DQ1",
"planarLengthMm": 6.044768,
"lengthByLayerMm": {
"top": 0.565685,
"inner6": 5.479083
},
"layers": [
"top",
"inner6"
],
"vias": [
{
"x": -4.800000000000001,
"y": -0.7999999999999999,
"entryLayer": "top",
"exitLayer": "inner6",
"physicalSpan": [
"top",
"bottom"
],
"padDiameterMm": 0.4572,
"holeDiameterMm": 0.254
}
]
},
{
"signal": "DDR_DQS1",
"ball": "L1",
"netClass": "DQS1",
"planarLengthMm": 3.944769,
"lengthByLayerMm": {
"top": 0.565685,
"inner4": 3.379084
},
"layers": [
"top",
"inner4"
],
"vias": [
{
"x": -7.199999999999999,
"y": -1.5999999999999999,
"entryLayer": "top",
"exitLayer": "inner4",
"physicalSpan": [
"top",
"bottom"
],
"padDiameterMm": 0.4572,
"holeDiameterMm": 0.254
}
]
},
{
"signal": "DDR_DQSn1",
"ball": "L2",
"netClass": "DQS1",
"planarLengthMm": 4.044768,
"lengthByLayerMm": {
"top": 0.565685,
"inner4": 3.479083
},
"layers": [
"top",
"inner4"
],
"vias": [
{
"x": -6.4,
"y": -1.5999999999999999,
"entryLayer": "top",
"exitLayer": "inner4",
"physicalSpan": [
"top",
"bottom"
],
"padDiameterMm": 0.4572,
"holeDiameterMm": 0.254
}
]
},
{
"signal": "DDR_D13",
"ball": "L3",
"netClass": "DQ1",
"planarLengthMm": 5.244768,
"lengthByLayerMm": {
"top": 0.565685,
"inner4": 4.679083
},
"layers": [
"top",
"inner4"
],
"vias": [
{
"x": -5.6,
"y": -1.5999999999999999,
"entryLayer": "top",
"exitLayer": "inner4",
"physicalSpan": [
"top",
"bottom"
],
"padDiameterMm": 0.4572,
"holeDiameterMm": 0.254
}
]
},
{
"signal": "DDR_D14",
"ball": "L4",
"netClass": "DQ1",
"planarLengthMm": 6.844768,
"lengthByLayerMm": {
"top": 0.565685,
"inner4": 6.279083
},
"layers": [
"top",
"inner4"
],
"vias": [
{
"x": -4.800000000000001,
"y": -1.5999999999999999,
"entryLayer": "top",
"exitLayer": "inner4",
"physicalSpan": [
"top",
"bottom"
],
"padDiameterMm": 0.4572,
"holeDiameterMm": 0.254
}
]
},
{
"signal": "DDR_D15",
"ball": "M1",
"netClass": "DQ1",
"planarLengthMm": 2.51,
"lengthByLayerMm": {
"top": 2.51
},
"layers": [
"top"
],
"vias": []
},
{
"signal": "DDR_DQM0",
"ball": "M2",
"netClass": "DQ0",
"planarLengthMm": 3.646643,
"lengthByLayerMm": {
"top": 0.565685,
"inner4": 3.080958
},
"layers": [
"top",
"inner4"
],
"vias": [
{
"x": -6.4,
"y": -2.4,
"entryLayer": "top",
"exitLayer": "inner4",
"physicalSpan": [
"top",
"bottom"
],
"padDiameterMm": 0.4572,
"holeDiameterMm": 0.254
}
]
},
{
"signal": "DDR_D0",
"ball": "M3",
"netClass": "DQ0",
"planarLengthMm": 4.446643,
"lengthByLayerMm": {
"top": 0.565685,
"inner2": 3.880958
},
"layers": [
"top",
"inner2"
],
"vias": [
{
"x": -5.6,
"y": -2.4,
"entryLayer": "top",
"exitLayer": "inner2",
"physicalSpan": [
"top",
"bottom"
],
"padDiameterMm": 0.4572,
"holeDiameterMm": 0.254
}
]
},
{
"signal": "DDR_D1",
"ball": "M4",
"netClass": "DQ0",
"planarLengthMm": 6.044768,
"lengthByLayerMm": {
"top": 0.565685,
"inner2": 5.479083
},
"layers": [
"top",
"inner2"
],
"vias": [
{
"x": -4.800000000000001,
"y": -2.4,
"entryLayer": "top",
"exitLayer": "inner2",
"physicalSpan": [
"top",
"bottom"
],
"padDiameterMm": 0.4572,
"holeDiameterMm": 0.254
}
]
},
{
"signal": "DDR_D2",
"ball": "N1",
"netClass": "DQ0",
"planarLengthMm": 2.51,
"lengthByLayerMm": {
"top": 2.51
},
"layers": [
"top"
],
"vias": []
},
{
"signal": "DDR_D3",
"ball": "N2",
"netClass": "DQ0",
"planarLengthMm": 3.646643,
"lengthByLayerMm": {
"top": 0.565685,
"inner2": 3.080958
},
"layers": [
"top",
"inner2"
],
"vias": [
{
"x": -6.4,
"y": -3.1999999999999997,
"entryLayer": "top",
"exitLayer": "inner2",
"physicalSpan": [
"top",
"bottom"
],
"padDiameterMm": 0.4572,
"holeDiameterMm": 0.254
}
]
},
{
"signal": "DDR_D4",
"ball": "N3",
"netClass": "DQ0",
"planarLengthMm": 4.446643,
"lengthByLayerMm": {
"top": 0.565685,
"inner6": 3.880958
},
"layers": [
"top",
"inner6"
],
"vias": [
{
"x": -5.6,
"y": -3.1999999999999997,
"entryLayer": "top",
"exitLayer": "inner6",
"physicalSpan": [
"top",
"bottom"
],
"padDiameterMm": 0.4572,
"holeDiameterMm": 0.254
}
]
},
{
"signal": "DDR_D5",
"ball": "N4",
"netClass": "DQ0",
"planarLengthMm": 5.246643,
"lengthByLayerMm": {
"top": 0.565685,
"inner6": 4.680958
},
"layers": [
"top",
"inner6"
],
"vias": [
{
"x": -4.800000000000001,
"y": -3.1999999999999997,
"entryLayer": "top",
"exitLayer": "inner6",
"physicalSpan": [
"top",
"bottom"
],
"padDiameterMm": 0.4572,
"holeDiameterMm": 0.254
}
]
},
{
"signal": "DDR_DQS0",
"ball": "P1",
"netClass": "DQS0",
"planarLengthMm": 3.944769,
"lengthByLayerMm": {
"top": 0.565685,
"inner2": 3.379084
},
"layers": [
"top",
"inner2"
],
"vias": [
{
"x": -7.199999999999999,
"y": -4,
"entryLayer": "top",
"exitLayer": "inner2",
"physicalSpan": [
"top",
"bottom"
],
"padDiameterMm": 0.4572,
"holeDiameterMm": 0.254
}
]
},
{
"signal": "DDR_DQSn0",
"ball": "P2",
"netClass": "DQS0",
"planarLengthMm": 4.044768,
"lengthByLayerMm": {
"top": 0.565685,
"inner2": 3.479083
},
"layers": [
"top",
"inner2"
],
"vias": [
{
"x": -6.4,
"y": -4,
"entryLayer": "top",
"exitLayer": "inner2",
"physicalSpan": [
"top",
"bottom"
],
"padDiameterMm": 0.4572,
"holeDiameterMm": 0.254
}
]
},
{
"signal": "DDR_D6",
"ball": "P3",
"netClass": "DQ0",
"planarLengthMm": 4.446643,
"lengthByLayerMm": {
"top": 0.565685,
"inner4": 3.880958
},
"layers": [
"top",
"inner4"
],
"vias": [
{
"x": -5.6,
"y": -4,
"entryLayer": "top",
"exitLayer": "inner4",
"physicalSpan": [
"top",
"bottom"
],
"padDiameterMm": 0.4572,
"holeDiameterMm": 0.254
}
]
},
{
"signal": "DDR_D7",
"ball": "P4",
"netClass": "DQ0",
"planarLengthMm": 6.044768,
"lengthByLayerMm": {
"top": 0.565685,
"inner4": 5.479083
},
"layers": [
"top",
"inner4"
],
"vias": [
{
"x": -4.800000000000001,
"y": -4,
"entryLayer": "top",
"exitLayer": "inner4",
"physicalSpan": [
"top",
"bottom"
],
"padDiameterMm": 0.4572,
"holeDiameterMm": 0.254
}
]
}
]
}
Related Packages
More from this author0hmX/am62l-lpddr4-cleanThis code defines the hardware connections and routing logic for a DDR memory interface, specifying physical signal mappings between the system-on-chip (SoC) and DDR memory components, including connections for data, address, clock, reset, and power/ground balls.
Similar packageseveibar/adm6-breakoutThis code defines PCB designs featuring a 60-pin fanout or direct routing layout with multiple signal and power layers, test pads, and component footprints for a high-density electronic breakout board.
Discover something newShiboSoftwareDev/mspm0g3507-usb-c-dev-boardThe circuit assembles a USB-C port with integrated ESD protection, power regulation, UART interface, and microcontroller (MSPM0G3507) with supporting components for USB data lines, CC termination, I2C, SPI, reset circuitry, and indicator LEDs.